高均匀性的铜柱凸块电镀

doi:10.13208/j.electrochem.2213004

摘要/Abstract

摘要：

随着电子产品的小型化、多功能化和高性能化的发展,促使着2D集成封装向2.5D或3D集成封装发展。铜柱凸块电镀是晶圆级三维封装的关键基础技术之一。本文研究了铜柱凸块的电镀均匀性与添加剂浓度、镀液对流、电流密度和电镀设备之间的影响规律。研究结果表明, 添加剂浓度、镀液对流以及电流密度对单个铜柱凸块的平整度影响较大,而对铜柱凸块高度的均一性影响较小。相反,电镀设备对铜柱凸块的高度均一性的影响较大, 而对铜柱凸块的平整度影响较小。在三种有机添加剂中, 整平剂对铜柱凸块的平整度影响最大, 随着镀液中整平剂浓度的增加,铜柱凸块顶部形状由凸起、变为平整、再转变为凹陷。电镀液的单向对流会导致所沉积铜柱凸块形貌发生倾斜。高的电流密度会导致凸顶的铜柱凸块形貌。精密设计的电镀设备可以提高晶圆上电流密度分布的均匀性, 继而大幅提高电镀铜柱凸块的共面性。本文的研究结果可为铜柱凸块的电镀优化提供指导。

关键词: 铜柱凸块, 电化学沉积, 均匀性, 添加剂, 整平剂

Abstract:

Electrochemical deposition of copper pillar bumps (CPBs) is one of the key technologies for the advanced packaging. In this study, the effects of the additive concentration, the electrolyte convection, the current density, and the electroplating system on the uniformity of the CPBs have been systematically investigated. The results showed that the profiles of the CPBs were mainly determined by the additive concentration, the bath convection and the current density, while the heights of the CPBs were mainly affected by the electroplating system. For the CPBs profiles, it was found that the low leveler concentration and high current density would generally result in domed shape, while the uneven agitation would lead to inclined surface. For the heights of CPBs, the macroscopic uniformity could be dramatically improved by a sophisticatedly designed electroplating system. These results can provide basic guidance for the optimization of the CPBs electroplating.

Key words: copper pillar bump, electrochemical deposition, uniformity, additive, leveler

谭柏照, 梁剑伦, 赖子亮, 罗继业. 高均匀性的铜柱凸块电镀[J]. 电化学（中英文）, 2022, 28(7): 2213004.

Bai-Zhao Tan, Jian-Lun Liang, Zi-Liang Lai, Ji-Ye Luo. Electrochemical Deposition of Copper Pillar Bumps with High Uniformity[J]. Journal of Electrochemistry, 2022, 28(7): 2213004.

导出引用管理器 EndNote|Ris|BibTeX

链接本文: https://electrochem.xmu.edu.cn/CN/10.13208/j.electrochem.2213004

https://electrochem.xmu.edu.cn/CN/Y2022/V28/I7/2213004

图/表 11

参考文献 22

[1]	Cho D H, Seo S M, Kim J B, Rajendran S H, Jung J P. A review on the fabrication and feliability of three-dimensional integration technologies for microelectronic packaging: through-Si-via and solder bumping process[J]. Metals, 2021, 11(10): 1664. doi: 10.3390/met11101664 URL
[2]	Koh W, Lin B, Tai J. Copper pillar bump technology progress overview[C]. Koh W, 12th international conference on electronic packaging technology and high density packaging (ICEPT-HDP), USA: IEEE, 2011.
[3]	Han Y, Li M, Sun H Q, Sun J Y. The study on the shaping of electroplated copper pillar bumping[C]. Han Y, 12th international conference on electronic packaging technology and high density packaging (ICEPT-HDP), USA: IEEE, 2011.
[4]	Ma T, Wang J, Zhu Z F, Dong P P. Novel leveling materials for copper deposition in advanced packaging[C]. Ma T, China semiconductor technology international conference (CSTIC), USA: IEEE, 2017.
[5]	Wang X J, Zhang C Y. Copper pillar bumping technology study on advanced electric-packages[J]. Electronics Process Technology, 2017, 38(2): 99-101.
[6]	Woertink J, Qin Y, Prange J, Lopez-Montesinos P, Lee I, Lee Y H, Imanari M, Dong J M, Calvert J. From C4 to micro-bump: adapting lead free solder electroplating processes to next-gen advanced packaging applications[C]. Woertink J, IEEE 64th electronic components and technology conference (ECTC), USA: IEEE, 2014.
[7]	Melvin C, Roelfs B. Next-generation copper pillar plating technologies[J]. Chip Scale Review, 2016, 20(2): 20-24.
[8]	Jin L, Yang F Z, Zhan D P, Tian Z Q, Zhou S M. Research progresses of copper interconnection in chips[J]. J. Electro-chem., 2020, 26(4): 521-530.
[9]	Wang C, Peng C, Xiang J, Chen Y M, He W, Su X H, Luo Y Y. Research and application of copper electroplating in interconnection of printed circuit board[J]. J. Electrochem., 2021, 27(3): 257-268.
[10]	Li L L, Yang C J. Size control of copper grains by optimization of additives to achieve flat-top copper pillars through electroplating[J]. J. Electrochem. Soc., 2017, 164(6): D315-D320. doi: 10.1149/2.1251706jes URL
[11]	Chung S, Kuo E, Tseng M. Bump shape control on high speed copper pillar plating process in lead-free wafer level packaging[C]. Chung S, 4th international microsystems, packaging, assembly and circuits technology conference (IMPACT), USA: IEEE, 2009.
[12]	Xue X T, Meng J, He Z Q. Study on key technology for copper pillar bumping production[J]. Semiconductor Tec-hnology, 2015, 40(12): 925-929.
[13]	Koh W, Lin B. Process development for high-current ele-ctrochemical deposition of copper pillar bumps[C]. Koh W, 62nd IEEE electronic components and technology conference (ECTC), USA: IEEE, 2012.
[14]	Chen Y M, He W, Chen X M, Wang C, Tao Z H, Wang S X, Zhou G Y, Moshrefi-Torbati M. Plating uniformity of bottom-up copper pillars and patterns for IC substrates with additive-assisted Electrodeposition[J]. Electrochim. Acta, 2014, 120: 293-301. doi: 10.1016/j.electacta.2013.12.112 URL
[15]	Li L L, Yeh H C. Effect of the functional group of poly-ethylene glycol on the characteristics of copper pillars obtained by electroplating[J]. J. Mater. Sci.-Mater. Electron., 2021, 32(11): 14358-14367. doi: 10.1007/s10854-021-05998-0 URL
[16]	Luo V, Xue X T, Yu K C, Meng J, Lu H L, Zhang D W. Method to improve the process efficiency for copper pillar electroplating[J]. J. Electrochem. Soc., 2016, 163(3): E39-E42. doi: 10.1149/2.0141603jes URL
[17]	Xiang J, Wang C, Chen Y M, Wang S X, Hong Y, Zhang H W, Gong L J, He W. Improving wettability of photo-resistive film surface with plasma surface modification for coplanar copper pillar plating of IC substrates[J]. Appl. Surf. Sci., 2017, 411: 82-90. doi: 10.1016/j.apsusc.2017.02.223 URL
[18]	Chen W C, Huang T T, Lai C H, Chou S W, Shih C H. Bump shape prediction of Cu pillar via an electrochemical method[M]. USA: IEEE, 2013. 453-460.
[19]	Dow W P, Huang H S, Yen M Y, Huang H C. Influence of convection-dependent adsorption of additives on microvia filling by copper electroplating[J]. J. Electrochem. Soc., 2005, 152(6): C425-C434. doi: 10.1149/1.1901670 URL
[20]	Dow W P, Yen M Y, Liao S Z, Chiu Y D, Huang H C. Filling mechanism in microvia metallization by copper electroplating[J]. Electrochim. Acta, 2008, 53(28): 8228-8237. doi: 10.1016/j.electacta.2008.06.042 URL
[21]	Li Z, Tan B Z, Luo J Y, Qin J F, Yang G N, Cui C Q, Pan L. Structural influence of nitrogen-containing groups on triphenylmethane-based levelers in super-conformal copper electroplating[J]. Electrochim. Acta, 2022, 401: 139445. doi: 10.1016/j.electacta.2021.139445 URL
[22]	Wang J, Wang D, Jia Z. High speed Cu plating technology for wafer level packaging[C]. 22nd International Conference on Electronic Packaging Technology (ICEPT), Xiamen, China, September 14-17, 2021: 1-6.

Test	B (mL·L^-1)	C (mL·L^-1)	L (mL·L^-1)	TIR_avg	WID
1	1	5	1	17.2%	15.8%
2	1	10	3	-0.8%	14.6%
3	1	20	5	-5.3%	16.7%
4	2	5	3	0.3%	18.2%
5	2	10	5	-4.2%	19.4%
6	2	20	1	21.9%	14.5%
7	4	5	5	-7.3%	19.8%
8	4	10	1	21.6%	13.7%
9	4	20	3	-0.5%	18.1%
TIR_avg
k1	3.7%	3.4%	20.3%
k2	6.0%	5.5%	-0.3%
k3	4.6%	5.4%	-5.6%
R	2.3%	2.1%	25.9%
WID
k1	15.7%	17.9%	14.7%
k2	17.4%	15.9%	17.0%
k3	17.2%	16.4%	18.6%
R	1.6%	2.0%	4.0%

Flow condition	TIR_avg	WID
X- axis unidirectional flow	-10.2%	14.1%
Y- axis unidirectional flow	10.3%	12.1%
Reversible flow	2.6%	12.9%

Electroplating equipment	Area	Average height of CPBs (μm)	TIR_avg	WID
Vertical Plating Equipment	Ⅰ	36.4	6.2%	19.3%
	Ⅱ	26.6	2.6%	5.7%
	Ⅲ	24.3	3.9%	4.2%
Horizontal Plating Equipment	Ⅰ	38.5	3.8%	6.0%
	Ⅱ	38.1	3.6%	2.7%
	Ⅲ	37.7	3.5%	2.3%